N

(currently amended) A variable width memory system comprising:
a bus for communicating information;

a plurality of <u>variable width</u> memory locations coupled to said bus, said plurality of <u>variable width</u> memory locations <u>having various bit widths to</u> store information, <u>wherein said plurality of variable width memory locations receive a number of bits corresponding to the width of the variable memory locations and bit widths of at least two of said memory locations are different; and</u>

a controller coupled to said bus, said controller directs access to said plurality of <u>variable width</u> memory locations.

- 2. (currently amended) The variable width memory system of Claim 1 wherein said plurality of <u>variable width</u> memory locations are included on a single memory substrate.
- 3. (currently amended) The variable width memory system of Claim 1, wherein said plurality of <u>variable width</u> memory locations are included in a random access memory (RAM).
- 4. (currently amended) The variable width memory system of Claim 1, wherein each one of said plurality of <u>variable width</u> memory locations is identified by a unique internal identifier which is referenced by said controller to access said each one of said plurality of <u>variable width</u> memory locations.
- 5. (original) The variable width memory system of Claim 4, wherein said controller maps said unique internal identifier to a particular external indicator, wherein components referred to by said unique internal identifier and said particular external indicator have the same bit width.

HP100202181-1 Examiner: Inoa, M

6. (currently amended) The variable width memory system of Claim 1, wherein the bit width of at least two of said plurality of <u>variable width</u> memory locations is the same.

K/

- 7. (currently amended) The variable width memory system of Claim 1, wherein the bit width of at least one of said plurality of <u>variable width</u> memory locations is configured in accordance with criteria directed at decreasing processor operations.  $\Re \mathfrak{W}31$
- 8. (currently amended) A variable width memory mapping method comprising:

receiving a register indicator corresponding to a register;

accessing a memory cell based on said register indicator, wherein said memory cell is allocated a storage size correlating to the bit capacity of and said register have same bit capacity; and

transferring information between said memory cell and another component, wherein said information includes the same number of bits as said bit capacity.

- 9. (original) The variable width memory mapping method of Claim 8 wherein said register indicator is received from a processor.
- 10. (original) The variable width memory mapping method of Claim 8 wherein said bit capacity is determined by processing criteria associated with a processor.
- 11. (original) The variable width memory mapping method of Claim 8 wherein said information is part of a communication packet.
- 12. (original) The variable width memory mapping method of Claim 8 wherein said information includes data associated with certain fields.

HP100202181-1 Examiner: Inoa, M

13. (original) The variable width memory mapping method of Claim 12 wherein bits included in said data associated with certain fields are sequentially located within said memory cell.

14. (original) The variable width memory mapping method of Claim 8 wherein a information storage system with a computer readable medium stores information in accordance with said variable width memory mapping process.

15. (cancelled)

16. (currently amended) The variable memory width assignment method of Claim 15 20 wherein said memory location is one of a plurality of memory locations of various widths.

17. (currently amended) The variable memory width assignment method of Claim 15 20 wherein said memory location has a unique identifying address.

18. (currently amended) The variable memory width assignment method of Claim 15 20 further comprises providing an association between said memory location and an external identifier.

19. (currently amended) The variable memory width assignment method of Claim 15 20 wherein said bits in said portion of said data block are arranged in a contiguous manner.

20. (currently amended) The variable memory width assignment method of Claim 15 A variable memory width assignment method comprising:

analyzing a data block configuration specification;

identifying bits in a portion of said block of data, wherein said portion corresponds to information grouped in an arrangement that facilitates reduction of processing instructions; and

HP100202181-1 Examiner: Inoa, M

assigning a memory location a width equal to said number of bits in said portion of said block of data, wherein said data block is arranged in accordance with a communications packet configuration specification.

1

- 21. (cancelled)
- 22. (cancelled)
- 23. (currently amended) The process for variable register size assignment of Claim 22 A variable width memory assignment system comprising:

a means for communicating memory location identifiers; a means for storing information in a uniquely identifiable different width memory locations corresponding to said memory location identifiers, wherein said means for storing said information returns a number of bits equal to the width of one of said uniquely identifiable different width memory locations in response to a read request; and

(202

a means for managing a connection with said uniquely identifiable different width memory locations, wherein said means for managing said connection supervises writing and reading of information to and from said uniquely identifiable different width memory locations.

- 24. (currently amended) The variable width memory assignment system of Claim 21 23 wherein said means for managing said connection includes a means for tracking a correspondence between said uniquely identifiable variable memory widths and register identifiers.
- 25. (original) The variable width memory assignment system of Claim 24 wherein said register identifiers are provided by a means for processing said information.

HP100202181-1 Examiner: Inoa, M